Po-Heng Ho

Electrical engineering

Hometown: Tempe, Arizona, United States

Graduation date: Spring 2024

Additional details: Transfer student

FURI Semiconductor Research theme icon

FURI | Spring 2024

Optimizing Compact Model of Nanosheet FET (NSFET) for Analog/Digital IC Design

The Nanosheet FET (NSFET) demonstrates superior performance, emerging as a leading option for 3 nm technology and beyond. Despite its potential, the wide adoption of NSFET is limited by reliability issues like transconductance degradation from gate length scaling, parasitics from channel height and geometry of nanosheets, thermal effects, and process variations. To address these challenges and aid circuit design and simulation, in this project, the researcher develops an optimized machine-learning (ML) assisted compact model, leveraging the MIT Virtual Source model. This model, designed for easy integration into commercial circuit simulation tools, facilitates device-level optimization and overall performance improvement.


View the poster
QR code for the current page

It’s hip to be square.

Students presenting projects at the Fulton Forge Student Research Expo are encouraged to download this personal QR code and include it within your poster. This allows expo attendees to explore more about your project and about you in the future. 

Right click the image to save it to your computer.

Additional projects from this student

Exploring the interactions of novel proteins in crop plants can lead to higher yields, ensuring food security for growing populations.


  • FURI
  • Summer 2023