TCAD Simulation of Diamond Static Induction Transistors for Radio Frequency Power Amplifiers

Ultra-wide Bandgap (UWBG) semiconductors for RF Devices







- Johnson's figure of merit (FOM) for RF devices, $V_{BR} \times f_T = F_{BR} \times v_{sat}/2\pi$.
- UWBG semiconductors offer high breakdown fields (F_{BR}) and saturation velocity (v_{sat}).
- Enables achieving high power density (P_{out}) , gain (G_P) and power added efficiency (PAE).

High Power Density Diamond FETs

- Power density of GaN HEMTs on SiC (state of the art RF transistor) is limited to 10 W/mm due to thermal conductivity of SiC substrate (~400 W/m-K).
- **Power density of RF transistors can be increased by 5X** by moving to diamond which has the highest thermal conductivity of 2000 W/m-K.





David M McComas, Electrical Engineering Mentor: Dr. Nidhin Kurian Kalarickal, Assistant Professor, School of Electrical, Computer and Energy Engineering, Arizona State University

Diamond Static Induction Transistor

Key limitation in diamond \rightarrow **Deep donors and acceptors** \rightarrow Boron (E_A=0.37 eV), Phosphorus ($E_{D} \sim 0.6 \text{ eV}$).

Deep donor/acceptor levels limit current density in diamond transistors.

- To overcome this limitation, we study Static Induction Transistors (SITs) which enable space charge limited conduction $(J_{SCLC} = \frac{9}{8} \frac{\epsilon \mu V^2}{L^3})$ by injecting carriers from the source
- contact. Space charge limited conduction is effective in diamond for breakdown voltages of ~100 V



Gate-Drain Length Simulations

The gate-drain length is a significant device design parameter for RF vertical devices. To investigate the design space, RF and I-V simulations were performed using gate-drain lengths in the range of 50-500 nm, drain voltage of -10 V, and varying gate voltages.



7.00E+10 🖸 6.00E+10 > 5.00E+10 4.00E+10 3.00E+10 2.00E+10 1.00E+10 0.00F+0

- densities.
- design.





Conclusion

The 50-200 nm gate-drain length range shows the most promise for practical

The next step for this project is to continue the parameter sweep with the aspect ratio (gate length, fin width), source-gate length, and doping profile. This project fits completely within the device modeling step of the development process. After simulations are complete, the remaining steps are process optimization, fabrication, and characterization.

Vertically Integrated Semiconductor Device Development



