Ajay Kannan

Computer science

Hometown: Chennai, Tamil Nadu, India

Graduation date: Spring 2023

Health icon, disabled. A red heart with a cardiac rhythm running through it.

MORE | Spring 2023

Few Shot Learning for TCR-Epitope Binding Affinity Prediction

Project aims to develop a state-of-the-art TCR-epitope binding affinity prediction model for out-of-sample epitopes. The plan is to fine-tune a pre-trained amino-acid embedding model to predict the similarity between two TCRs, which can indicate their likelihood to bind to the same epitope, using L1 and MSE loss. To generate the training set, TCR-epitope pairs will be collected and provide a support set of TCRs binding to an unseen epitope. The research will optimize model performance by experimenting with different numbers of dense layers on top of each embedding network. Initial experiments using Siamese networks with positive and negative pairs at a 1:1 ratio achieved a baseline accuracy of 62%. Researchers will focus on improving model performance using techniques like early stop, batch normalization, and powerful neural network structures such as LSTM and Transformers. This research has the potential to impact clinical applications such as immunotherapies and vaccine development.

Mentor: Heewook Lee

More projects from the current symposium

Suhrud Parag Joglekar

Robotics and autonomous systems

Development of a Modular Actuator for Hip and Ankle Joint

Developing a modular actuator (device) for hip and ankle joints to control and assist in respective movements.

Mentor: Hyunglae Lee

Program: MORE

Bryce Askew

Chemical engineering

Functionalized PDMS for Membrane Separations of VOCs from Water

Examining the applicability of functionalized PDMS polymer membranes to separate organic contaminants from water through pervaporation.

Mentor: Matthew Green

Program: GCSP research stipend

Alma Samuel Babbitt

Computer systems engineering

Verification Code Generation in the Hardware Description Language Verilog

Using large language models for verification code generation in Verilog for integrated circuit designs will shorten testing and remove roadblocks.

Mentor: Nakul Gopalan

Program: FURI